- Modelling of uncertainty to analyse sustainability in the product life cycle assessment.
- Funded by: Boeing
Description: Design checks the incoming Ethernet packets at the receive interface for CRC, SOF errors, data len errors, etc. Packet is looped back on Transmit interface if it is good, else dropped. As part of this design verification we developed testbenchs with generate all types of Ethernet packets and also developed reference model for the self checking the design behaviour.
AXI VIP Development using SystemVerilog